Chip Placement with Deep Reinforcement Learning

Chip layouts are produced based on deep networks which predict wire length and congestion for a given layout and ratsnest, using RL.